BUT11AF datasheet, BUT11AF pdf, BUT11AF data sheet, datasheet, data sheet, pdf, Fairchild Semiconductor, NPN Silicon Transistor. BUT11AF. GENERAL DESCRIPTION. High-voltage, high-speed glass- passivated npn power transistor in a SOT envelope with electrically. BUT11AF NPN Silicon Transistor. Absolute Maximum Ratings TC=25°C unless otherwise noted. Symbol VCBO Parameter Collector-Base Voltage: BUT11AF.
|Published (Last):||26 May 2005|
|PDF File Size:||8.16 Mb|
|ePub File Size:||5.62 Mb|
|Price:||Free* [*Free Regsitration Required]|
Exposure to limiting values for extended periods may affect device reliability.
Stress above one or more of the limiting values may cause permanent damage to the device. August 2 Rev 1. Typical DC current gain. datashet
HTTP This page has been moved
Forward bias safe operating area. Application information Where application information is given, it is advisory and does not form part of the specification. August 8 Rev 1. Region of permissible DC operation. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. Normalised power derating and second breakdown dafasheet.
BUT11AF Datasheet, Equivalent, Cross Reference Search. Transistor Catalog
Switching times waveforms with inductive load. Extension for repetitive pulse operation. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied.
Observe the general handling precautions for electrostatic-discharge sensitive devices ESDs to prevent damage to MOS gate oxide. No liability will be accepted by the publisher for any consequence of its use. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.
Publication thereof does not convey but111af imply any license under patent or other industrial or intellectual property rights. Typical base-emitter saturation voltage.
Test circuit resistive load. Typical base-emitter and collector-emitter saturation voltages.
Product specification This data sheet contains final product specifications. Reverse bias safe operating datasbeet. Refer to mounting instructions for F-pack envelopes. Test circuit inductive load. Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.
Test circuit for VCEOsust. The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice.
Switching times waveforms with resistive load. Oscilloscope display for VCEOsust. UNIT – – 1.
August 4 Ptot max and Ptot peak max lines. SOT; The seating plane is electrically isolated from all terminals. August 7 Rev 1.